
Show your work for any possible partial credit. 100 possible points, 8 exam pages plus two supplemental pages.

Hi	gh Level Languag	e
A:	ssembly Language	2
	Instruction Set	
Memory	Data Path	Controlle
Storage	Functional	State
	Units	Machines
	Building Blocks	
	Gate	
Sı	vitches and Wire	s

1) (10 points) For the expression below, create a switch level implementation using N and P type switches. Assume both inputs and their complements are available. Your design should contain no shorts or floats. Implement the equation exactly as is (no simplifying).

$$Out_x = A \cdot \overline{B} \cdot C + \overline{D} + E$$




Hi	gh Level Languag	e
As	ssembly Language	5
	Instruction Set	
Memory	Data Path	Controller
Storage	Functional	State
	Units	Machines
	Building Blocks	
	Gate	
Sı	witches and Wire:	5

2) (10 points) Implement the following expression using only AND gates and inverters. Then determine the number of switches required. Use proper mixed logic notation. Do not modify the expression. Do not assume compliments of inputs are available. You may use 3 input AND gates if needed.


Out =
$$(G + \overline{H})(\overline{I \cdot J}) + \overline{K + \overline{L} \cdot M}$$





6 AND X 6 + 9 INVESTES X 2

As	sembly Language	9
	Instruction Set	
Memory	Data Path	Controller
Storage	Functional	State
*	Units	Machines
	Building Blocks	
	Gate	
Sı	witches and Wire	S




3) (10 points) Implement a 2 to 4 decoder using AND gates and inverters, (you may use 3 input AND Gates). You must show a truth table, boolen equations for each of the four outputs, and then the implementation of the 2 to 4 decoder.

$$O_0 = EN \cdot \overline{I}_1 \cdot \overline{I}_0$$

$$O_1 = EN \cdot \overline{I}_1 \cdot \overline{I}_0$$


$$O_2 = EN \cdot \overline{I}_1 \cdot \overline{I}_0$$

$$O_3 = EN \cdot \overline{I}_1 \cdot \overline{I}_0$$




		50
Α	ssembly Language	2
	Instruction Set	
Memory	Data Path	Controller
Storage	Functional	State
	Units	Machines
	Building Blocks	
	Gate	
S	witches and Wires	5


4) (10 points) Consider the register implementation below.



Assume the following signals are applied to the registers above. Draw the signal at point A (output of the first register), point B (output of the second register) and point C (output of the third register). Assume all stored signals are UNKNOWNS at start.




Hi	gh Level Languag	e
A:	ssembly Language	2
	Instruction Set	
Memory	Data Path	Controller
Storage	Functional	State
	Units	Machines
	Building Blocks	
	Gate	
Sv	witches and Wire	s




5


5) (20 points total) Implement a state machine that outputs three signals names RED, GREEN, and BLUE and with the single input change. As long as change input is a high, the outputs go high one at a time in this specific order RED, GREEN, RED, BLUE, RED, GREEN, RED, BLUE,however when the change input is a low, the output that is high at present stays high until the change input is set to a high. Draw a state diagram, show a state table, and show the complete and entire state machine design. You may use any type of logic gate you want.



CHANGE	5,	5.	NS	NSa	RED	6 REEN	BLUE
0	0	0	۵	0	1	0	0
1	0	0	0	1	Q	1	O
0	Ò	1	0	1	0	1	. 0
1	٥	1	1	0	1	0	0
0	1	0	1	0	1	٥	۵
1	I	0	ì	ţ	0	٥	1
0	l	1		7	٥	0	1
1	, 6, 7, 1	1	0	O	E	٥	0



Blank work page for Problem 5



1.11	gh Level Languag	
A:	ssembly Language	2
	Instruction Set	
Memory	Data Path	Controlle
Storage	Functional	State
	Units	Machines
	Building Blocks	
	Gate	
Si	witches and Wire	S

6) (10 points) Using the attached single cycle data path we have discussed extensively in class (see last pages of exam for part of it), using as few registers as possible, implement the microcode for the following operation

$$M[R5] = (R3 + 8 R2 + 5M[R4])/4$$

#	X	Y	Z	rw e	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/ -w	msel	description
1	2	X	2	1	1	-3	0	×	٥	XXXX	1	00	0	0	X	0	R2=BR2 LOGICAL SHIFT -3
2	2	3	3	1	O	X	1	0	O	χ××>	C	k~	٥	٥	X	٥	R3= R3+R2
3	4	Х	2	ı	٥	×	0	Χ	Ó	XxxX	a	λ×	1	О	1	1	RZ=M[R4]
4	2	3	3)	٥	X	1	0	0	XXXX	۵	XX	٥	a	×	0	R3= R3+ R2
5	2.	×	2	1	1	- 2.	0	×	0	XXXX	1	00	0	0	×	0	RZ = RZ LOGICAL SHIFT -2
6	2	3	3	١	O	×	1	0	0	XXXX	Ó	××	٥	٥	X	0	R3=R3+R2
7	3	×	3	1	ì	+2	0	×	0	XXX	ſ	٥١	O	0	X	ð	R3=R3 Aprilhmenic SHIPT
8	5	3	×	0	٥	×	0	×	U	XXXX	٥	XX	0	1	0	1	WEX2] = K3
9																	

A:	ssembly Language	2
	Instruction Set	1-1-1-1-1
Memory	Data Path	Controlle
Storage	Functional	State
	Units	Machines
	Building Blocks	
	Gate	
Sı	witches and Wire	S

7) (10 points) Instruction Format. Suppose you were designing a new computer with a 64 bit instruction word and a 64 bit addressed memory, 2048 different instructions, and 1024 registers. What are the number of bits required in each of the different required fields in the Register Format Instructions? (You may have more or less lines in the table below than you need).

Field Name	Minimum Number of bits required
OPCOPIE	11 Bits
7	10 BITS
×	10 BITS
7	10 BI+S
TO BE DEFINED BIT	64 - 41 = 23
TO BE DEFINED BIT	69 - 91 = 23


8) (20 points) MIPS Assembly language programming. Write a MIPS procedure named search that will take memory value starting at the location contained in register \$4 and search sequential memory locations until it finds the value negative one. Once it finds the value negative one in a memory location, put the address of the memory location that contains the negative one into register \$5 and return back to the program that called your procedure. You may need more or fewer rows in the tables below.

Label:	Instruction	Comment
SEARCH	addi \$6,\$0,-1	STORE - FOR COMPARISONS
repeat	lw \$7 (\$4)	PUT FIRST MEMBEL VALUE INTO \$7
	beg \$7, \$6, DONE	IF FOUND VALUE PONE
	addi \$4, \$4, 9	INCREMENT \$4 BY & BUTES
	imp repeat	Kaop Poins
DONE	018 \$5,\$0,\$4	PUT CUPPENT MEMORY ADDRESS IN
	11 \$31	RETURN TO PC = \$31
		l See
-		

Explain the use of ALL of the registers used in your code:

Register \$4	Was used for the purposes of Starting location of memory	
\$5	Contains memory location where -1 was found	
\$ 6	STORE - 1 TO COMPARE TO	
\$7	STORE EACH MEMORY VALUE TESTING	

You may tear off the following 2 pages from the exam and you do not need to turn in them in.



	1-	
instruction	example	meaning
add	add 91,22,23	21 = 81 + 88
subtract	euk 31,81,82	85 = 55 + 55
add immediate	add: 0_,02,_01	01 = 00 + 100
nultiply	mul 01,01,00	11 = 01 * 11
divide	ary 31,52,53	in a Control
and	and 01,00,03	11 = 41 % 18
OF	em 20,00,00	11 = 61/4 ft han an
xor	MOT 51,52,53	CL = 12 xcr 08
and immediate	andi [1, [1, []]	SL = SL 2 100
or munediate	ari 31,52,110	SE = SE 1 200
xor immediate	M:95 71,92,190	11 = 11 xor 100
shift left logical	911 01,70,5	SL = S1 44 5 (idgical)
shift right logical	erl 01,01,5	02 = 01 5> 5 (logical)
shift left anthmetic	ela 91,91,5	Oi = Ol kK 9 (arithmetic)
shift right anthmetic	era 01.51,5	Si = S2 >> 5 (arithmetic)
load word	IN 91, (72)	O1 = memory [62]
store word	sw 31, 400)	memory [81] = 81
load upper immediate	Ini Ci,iii	J_ = 1.3 z 2 ²⁵
branch if equal	heg 31,32,163	if (i) = ii), PC = PC + 4 + (_90*4)
branch if not equal	bn= 51,51,113	if :31 = 23), F1 = F1 - 4 + (10)+4:
set if less than	sit 21, 22, 23	if ::: < ::: : = _ else %_ = 0
set if less than immediate	51t1 J_, J2, _::	if :11 < 101:, 01 = 1 else 01 = 0
jump	f ±0019	ad = L0300re
jump register	ge 431	37 = 31L
jump and link	Fa.2 20:30	031 = F0 + 4; P1 = 15.00*4

K MAPS:

