

Show your work for any possible partial credit. 100 possible points, 8 exam pages plus two supplemental pages.

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

1) (10 points) For the expression below, create a switch level implementation using N and P type switches. Assume both inputs and their complements are available. Your design should contain no shorts or floats. Implement the equation exactly as is (no simplifying).

$$\text{Out}_x = A \cdot \overline{B} \cdot C + \overline{D} + E$$


High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

2) (10 points) Implement the following expression using only AND gates and inverters. Then determine the number of switches required. Use proper mixed logic notation. Do not modify the expression. Do not assume compliments of inputs are available. You may use 3 input AND gates if needed.

$$\text{Out} = (G + \overline{H})(\overline{I \cdot J}) + K + \overline{\overline{L \cdot M}}$$

Number of switches _____


High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		




3) (10 points) Implement a 2 to 4 decoder using AND gates and inverters, (you may use 3 input AND Gates). You must show a truth table, Boolean equations for each of the four outputs, and then the implementation of the 2 to 4 decoder.

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		


4) (10 points) Consider the register implementation below.



Assume the following signals are applied to the registers above. Draw the signal at point A (output of the first register), point B (output of the second register) and point C (output of the third register). Assume all stored signals are UNKNOWNs at start.



High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		



5) (20 points total) Implement a state machine that outputs three signals names RED, GREEN, and BLUE and with the single input change. As long as change input is a high, the outputs go high one at a time in this specific order RED, GREEN, RED, BLUE, RED, GREEN ,RED, BLUE,however when the change input is a low, the output that is high at present stays high until the change input is set to a high. Draw a state diagram, show a state table, and show the complete and entire state machine design. You may use any type of logic gate you want.

Blank work page for Problem 5

Blank work page for Problem 5

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

6) (10 points) Using the attached single cycle data path we have discussed extensively in class (see last pages of exam for part of it), using as few registers as possible, implement the microcode for the following operation

$$M[R5] = (R3 + 8 R2 + 5M[R4])/4$$


#	X	Y	Z	rw e	im en	im va	au en	-a /s	lu en	lf	su en	st	ld en	st en	r/ -w	mselect	description
1																	
2																	
3																	
4																	
5																	
6																	
7																	
8																	
9																	

High Level Language		
Assembly Language		
Instruction Set		
Memory	Data Path	Controller
Storage	Functional Units	State Machines
Building Blocks		
Gate		
Switches and Wires		

7) (10 points) Instruction Format. Suppose you were designing a new computer with a 64 bit instruction word and a 64 bit addressed memory, 2048 different instructions, and 1024 registers. What are the number of bits required in each of the different required fields in the Register Format Instructions? (You may have more or less lines in the table below than you need).

Field Name	Minimum Number of bits required

You may tear off the following 2 pages from the exam and you do not need to turn in them in.



instruction	example	meaning
add	add \$1,\$2,\$3	\$1 = \$2 + \$3
subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3
add immediate	addi \$1,\$2,100	\$1 = \$2 + 100
multiply	mul \$1,\$2,\$3	\$1 = \$2 * \$3
divide	div \$1,\$2,\$3	\$1 = \$2 / \$3
and	and \$1,\$2,\$3	\$1 = \$2 & \$3
or	or \$1,\$2,\$3	\$1 = \$2 \$3
xor	xor \$1,\$2,\$3	\$1 = \$2 xor \$3
and immediate	andi \$1,\$2,100	\$1 = \$2 & 100
or immediate	ori \$1,\$2,100	\$1 = \$2 100
xor immediate	xori \$1,\$2,100	\$1 = \$2 xor 100
shift left logical	sll \$1,\$2,5	\$1 = \$2 << 5 (logical)
shift right logical	srl \$1,\$2,5	\$1 = \$2 >> 5 (logical)
shift left arithmetic	sla \$1,\$2,5	\$1 = \$2 << 5 (arithmetic)
shift right arithmetic	sra \$1,\$2,5	\$1 = \$2 >> 5 (arithmetic)
load word	lw \$1, (\$2)	\$1 = memory [\$2]
store word	sw \$1, (\$2)	memory [\$2] = \$1
load upper immediate	lui \$1,100	\$1 = 100 x 2 ¹⁶
branch if equal	beq \$1,\$2,100	if (\$1 = \$2), PC = PC + 4 + (100*4)
branch if not equal	bne \$1,\$2,100	if (\$1 ≠ \$2), PC = PC + 4 + (100*4)
set if less than	slt \$1, \$2, \$3	if (\$2 < \$3), \$1 = 1 else \$1 = 0
set if less than immediate	slti \$1, \$2, 100	if (\$2 < 100), \$1 = 1 else \$1 = 0
jump	j 10000	PC = 10000*4
jump register	jr \$31	PC = \$31
jump and link	jal 10000	\$31 = PC + 4; PC = 10000*4

K MAPS:

