

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.
Good Luck!

Your Name (*please print*) _____

| | | | | |
|----------------------|----------------------|----------------------|----------------------|----------------------|
| 1 | 2 | 3 | 4 | total |
| <input type="text"/> |
| 22 | 24 | 28 | 26 | 100 |




Problem 1 (4 parts, 22 points)

Building Blocks

Part A (6 points) Implement a 2 to 4 decoder with basic gates.




Part B (8 points) Suppose the circuit below has the following input priority: $I_0 > I_2 > I_3 > I_1$. Complete the truth table by filling in the input values that would produce the given outputs and derive a simplified expression for O_1 .



$O_1 =$ _____

Part C (4 points) Which basic gate, having inputs X and Y, does the following circuit implement? Hint: **Complete the truth table at the right.**



| X | Y | Out |
|---|---|-----|
| 0 | 0 | |
| 0 | 1 | |
| 1 | 0 | |
| 1 | 1 | |

This implements a _____.

Part D (4 points) If the mux in Part C is implemented with pass gates and inverters, does the implementation of the basic gate in Part C require fewer transistors than the gate's standard switch-level implementation?

Circle one: **Yes** / **No**

Support your answer by giving the transistor count for each:

transistors in MUX implementation: _____ # transistors in switch-level implementation: _____

Problem 2 (3 parts, 24 points)

Number Systems

Part A (10 points) Convert the following notations:

| binary notation | decimal notation |
|----------------------|------------------|
| 1100 0101. | |
| | 21.625 |
| 1 1001.011 | |
| hexadecimal notation | octal notation |
| | 754.26 |
| D5.A | |

Part B (8 points) For the 12 bit representations below, determine the most positive value and the step size (difference between sequential values). **Express all answers in decimal notation.** Fractions (e.g., 3/16ths) may be used. Signed representations are two's complement.

| representation | most positive value | step size |
|---|---------------------|-----------|
| unsigned integer (12 bits) . (0 bits) | | |
| signed fixed-point (7 bits) . (5 bits) | | |
| signed integer (12 bits) . (0 bits) | | |
| signed fixed-point (9 bits) . (3 bits) | | |

Part C (6 points) A 16 bit floating point representation has a 10 bit mantissa field, a 5 bit exponent field, and one sign bit.

What is the largest value that can be represented (closest to infinity)? 2 _____

What is the smallest value that can be represented (closest to zero)? 2 _____

How many decimal significant figures are supported? _____

Problem 3 (3 parts, 28 points)

Adding & Subtracting

Part A (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a **six bit unsigned** and **six bit two's complement** representations.


$$\begin{array}{r} 101010 \\ + 11000 \\ \hline \end{array} \quad \begin{array}{r} 11011 \\ + 1010 \\ \hline \end{array} \quad \begin{array}{r} 111000 \\ - 110110 \\ \hline \end{array} \quad \begin{array}{r} 101000 \\ - 1011 \\ \hline \end{array}$$

result

 unsigned
error?

 signed
error?

Part B (6 points) The adder below adds two four bit numbers A and B and produces a four bit result S. Add extra digital logic to support subtraction as well as addition. Label inputs $X_3, X_2, X_1, X_0, Y_3, Y_2, Y_1, Y_0, \overline{ADD}/SUB$ and outputs Z_3, Z_2, Z_1, Z_0 .



Part C (6 points) Write two Boolean expressions indicating *signed two's complement* addition and subtraction overflow using any of the signals labeled in part B that are necessary. These expressions should be true when overflow occurs.

addition overflow =

subtraction overflow =

Part D (4 points) Write two Boolean expressions indicating *unsigned* addition and subtraction overflow using any of the signals labeled in part B that are necessary. These expressions should be true when overflow occurs.

addition overflow =

subtraction overflow =


Problem 4 (4 parts, 26 points)

Registers and Latches


Part A (8 points) Implement a transparent latch using only NOR gates, AND gates, and inverters. Label the inputs **In** and **En**, and output **Out**. Do not attempt to employ mixed logic notation. Also complete the truth table.

| In | En | Out |
|----|----|-----|
| A | 0 | |
| A | 1 | |

Part B (7 points) Assume the following signals are applied to a transparent latch. Draw the output signal **Out**. Assume **Out** is initially zero.



Part C (4 points) Consider a register with a selectable *write enable* (WE) and *read enable* (RE), implemented as shown below. Describe its behavior by completing the output values. Recall that the CLK signal indicates a full Φ_1 Φ_2 cycle; so the output should be the value at the end of a cycle (with the given inputs). Also indicate when a write and/or a read is being performed.



| IN | WE | RE | CLK | OUT | W? | R? |
|----|----|----|----------------------|-----|----|----|
| A | 0 | 0 | $\uparrow\downarrow$ | | | |
| A | 1 | 0 | $\uparrow\downarrow$ | | | |
| A | 0 | 1 | $\uparrow\downarrow$ | | | |
| A | 1 | 1 | $\uparrow\downarrow$ | | | |

Part D (7 points) Assume the following signals are applied to a register with write enable. Draw the output signal **Out**. Draw a vertical line where **In** is sampled. Assume **Out** is initially zero.

