

*Instructions:* This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.  
*Good Luck!*

Your Name (*please print*) \_\_\_\_\_

1	2	3	4	total
31	24	24	21	100

### Doggles

Protect eyes from foreign objects and wind. Two adjustable elastic head/chin straps and a wide flexible nose bridge have shatterproof polycarbonate lenses. Please specify color, right.

*Sorry, XLarge not available in Red. Lens color: Blue frames have blue lenses, Racing Flames frames have orange lenses, all others have smoke lenses.*

XSmall 1-10 lbs	
BAF-17966	\$19.99
Small 9-25 lbs	
BAF-17967	\$19.99
Med 20-60 lbs	
BAF-17968	\$19.99
Large 50-95 lbs	
BAF-17969	\$19.99
XLarge 90+ lbs	
BAF-17970	\$19.99



Problem 1 (3 parts, 31 points)

Numbers of Reason

Part A (13 points) Convert the following notations:

binary notation	decimal notation
1 1100 1001.1001	
	497
	25.75
binary notation	hexadecimal notation
101 1010 0101.0101 1010 101	
	CA11.CAB

Part B (12 points) For the 25 bit representations below, determine the most positive value and the step size (difference between sequential values). **All answers should be expressed in decimal notation.** Fractions (e.g., 3/16ths) may be used. Signed representations are two's complement.

representation	most positive value	step size
unsigned fixed-point (20 bits) . (5 bits)		
signed integer (25 bits) . (0 bits)		
signed fixed-point (13 bits) . (12 bits)		
signed fixed-point (9 bits) . (16 bits)		

Part C (6 points) A 25 bit floating point representation has a 17 bit mantissa field, a 7 bit exponent field, and one sign bit.

What is the largest value that can be represented (closest to infinity)?      **2** \_\_\_\_\_

What is the smallest value that can be represented (closest to zero)?      **2** \_\_\_\_\_

How many decimal significant figures are supported?      \_\_\_\_\_

Problem 2 (3 parts, 24 points)

“It doesn't add up”


Part A (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a **five bit unsigned fixed-point** and **five bit two's complement fixed-point** representations.

$$\begin{array}{r}
 11.1 \\
 + 111.1 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 1101.1 \\
 + 1100.1 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 0.0 \\
 - 1000.1 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 1010.1 \\
 - 101.0 \\
 \hline
 \end{array}$$

result

unsigned error?	<input type="checkbox"/> no	<input type="checkbox"/> yes						
signed error?	<input type="checkbox"/> no	<input type="checkbox"/> yes						

Part B (6 points) The adder below adds two four bit numbers A and B and produces a four bit result S. Add extra digital logic to support subtraction as well as addition. Label inputs  $X_3, X_2, X_1, X_0, Y_3, Y_2, Y_1, Y_0, \overline{ADD}/SUB$  and outputs  $Z_3, Z_2, Z_1, Z_0$ .



Part C (6 points) Write two Boolean expressions indicating signed two's complement addition and subtraction overflow using inputs  $X_3, Y_3, Z_3$ . These SOP expressions should be true when overflow occurs.

addition overflow = \_\_\_\_\_


subtraction overflow = \_\_\_\_\_

Problem 3 (3 parts, 24 points)  
Part A (10 points) Implement a transparent latch using **only pass gates and inverters**.


Achieve a Happy State

IN	EN	OUT	$\overline{\text{OUT}}$
A	0		
A	1		

Part B (8 points) Implement a one bit register with write enable using only the components drawn below. Label inputs **In**, write enable **WE**, clocks  $\phi_1$ , and  $\phi_2$ , and output **Out**.




Part C (6 points) Assume the following signals are applied to a register. Draw the output signal **Out**. Draw a vertical line where **In** is sampled. Draw crosshatch where **Out** is unknown.



Problem 4 (3 parts, 21 points)

“A chip off the old block”

Part A (15 points) Consider the five definitions for the block drawn below. One block input is the logical value  $A$ . The other input is the control value  $C$ . The output behavior for each of the five definitions is given in the table. Complete the full truth table and state the *logical (gate) names* for each definition. (hint: the first block one appears to mask  $A$  when its control input is low.)



In	C	①	②	③	④	⑤
0	0					
1	0					
0	1					
1	1					

①


②

③

④

⑤

Part B (6 points) The circuit below is built using these blocks. Describe its behavior. Also give the circuits common name.



X	Y	Out
0	0	
1	0	
0	1	
1	1	

It's a \_\_\_\_\_