


*Instructions:* This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.  
*Good Luck!*

Your Name (*please print*) \_\_\_\_\_

1	2	3	4	total
30	26	26	18	100



Problem 1 (3 parts, 30 points)

Memory Systems

**Part A** (12 points) Consider a **1 Gbit** DRAM chip organized as **128 million addresses** of **8-bit words**. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. *Express all answers in decimal (not powers of two).*

- total number of bits in address \_\_\_\_\_
- number of columns \_\_\_\_\_
- column decoder required ( $n$  to  $m$ ) \_\_\_\_\_
- number of words per column \_\_\_\_\_
- type of mux required ( $n$  to  $m$ ) \_\_\_\_\_
- number of address lines in column offset \_\_\_\_\_

**Part B** (10 points) Consider a memory system with **128 million addresses** of **64-bit words** using a **4 million** address by **16-bit word** memory DRAM chip.

- word** address lines for memory system \_\_\_\_\_
- chips needed in one bank \_\_\_\_\_
- banks for memory system \_\_\_\_\_
- memory decoder required ( $n$  to  $m$ ) \_\_\_\_\_
- DRAM chips required \_\_\_\_\_

**Part C** (8 points) Design a **128 million address by 4 bit** memory system with **32M x 4** memory chips. *Label all busses and indicate bit width.* Assume R/W is connected and not shown here. Use a bank decoder if necessary. Be sure to include the address bus, data bus, and MSEL.

Problem 2 (3 parts, 26 points)

Datapath Elements


**Part A** (6 points) Suppose the following inputs (in hexadecimal) are applied to the 32-bit barrel shifter used in the datapath. Determine the output (in hexadecimal). Assume the shift amount is drawn from the 16-bit immediate value.

Shift Type	Shift Amount	Input Value	Output Value
logical	0x0008	EB25ACE7	
arithmetic	0x0010	BAC19317	
rotate	0xFFF4	DE2FAB36	

**Part B** (8 points) For each bitwise logical function specification below, determine the LF code (in hexadecimal) to correctly program the logical unit.

X	Y	Out	logical function	LF
0	0	LF <sub>0</sub>	$Y + \bar{X}$	
1	0	LF <sub>1</sub>	$\bar{X}$	
0	1	LF <sub>2</sub>	$X \oplus Y$	
1	1	LF <sub>3</sub>	$\bar{X} \cdot Y$	

**Part C** (12 points) Given the following finite state diagram, fill in the state table below.



S <sub>1</sub>	S <sub>0</sub>	H/ $\bar{M}$	NS <sub>1</sub>	NS <sub>0</sub>	Out	S <sub>1</sub>	S <sub>0</sub>	H/ $\bar{M}$	NS <sub>1</sub>	NS <sub>0</sub>	Out
0	0	0				1	0	0			
0	0	1				1	0	1			
0	1	0				1	1	0			
0	1	1				1	1	1			

Give the simplified Boolean expression for computing **Out** in terms of the current state and the input.

**Out** = \_\_\_\_\_.

Problem 3 (3 parts, 26 points)

Microcode

Using the supplied datapath, write microcode fragments to accomplish the following procedures. Express all values, except memory addresses, in hexadecimal notation. Use 'X' when a value is don't cared. For maximum credit, complete the description field. **In each part, modify only registers 7 & 8.**

Part A (5 points)

$$R_7 = (R_8 - 15) / 512$$

#	X	Y	Z	rwe	im en	im va	au en	s/a	lu en	lf	su en	st	ld en	st en	r/w	m sel	description
1																	
2																	
3																	

Part B (15 points) Compute  $\text{mem}[4000] \oplus R_3$  and store the result in  $\text{mem}[4004]$ .  $\oplus$  means bitwise logical XOR.

#	X	Y	Z	rwe	im en	im va	au en	s/a	lu en	lf	su en	st	ld en	st en	r/w	m sel	description
1																	
2																	
3																	
4																	
5																	
6																	

Part C (6 points)

$$R_7 = 18 \cdot R_8 \quad (\text{multiply } R_8 \text{ by } 18)$$

#	X	Y	Z	rwe	im en	im va	au en	s/a	lu en	lf	su en	st	ld en	st en	r/w	m sel	description
1																	
2																	
3																	
4																	

Problem 4 (2 parts, 18 points)

Counters

Part A (8 points) Design a toggle cell using *two transparent latches, two 2 to 1 muxes, and one inverter*. Your toggle cell should have an active high toggle enable input **TE**, and an active low clear input  $\overline{CLR}$ , clock inputs  $\Phi_1$  and  $\Phi_2$ , and an output **Out**. The  $\overline{CLR}$  signal has precedence over **TE**. Label all signals. Also complete the behavior table for the toggle cell.

TE	$\overline{CLR}$	CLK	Out
0	0	$\uparrow\downarrow$	
1	0	$\uparrow\downarrow$	
0	1	$\uparrow\downarrow$	
1	1	$\uparrow\downarrow$	

Part B (10 points) Now combine these toggle cells to build a **divide by eleven** counter. Your counter should have an external clear, external count enable, and four count outputs  $O_3, O_2, O_1, O_0$ . Use any basic gates (AND, OR, NAND, NOR, XOR & NOT) you require. Assume clock inputs to the toggle cells are already connected. Your design must support multi-digit systems.

