

ECE2020 A Final Exam Fall 2021

Name: _____

- Only a writing implement may be used on this exam (i.e. no notes or electronics).
- If the meaning of any question is not clear, please ask for clarification.
- Partial credit can only be awarded for work shown.

Honor pledge:

On my honor, I pledge that I will neither receive nor provide improper assistance in the completion of this test. I understand and accept my responsibility as a member of the Georgia Tech Community to uphold the Honor Code at all times, and I know that I have options for reporting honor violations at osi.gatech.edu.

GTID: _____

Signature: _____

As a CIOS reward, only five of the six sections were graded.

Every two pages is one of the six sections.

Boolean Identities

Identity	$A + 0 = A$	$A \cdot 1 = A$
Dominance	$A + 1 = 1$	$A \cdot 0 = 0$
Idempotence	$A + A = A$	$A \cdot A = A$
Inverse	$A + \bar{A} = 1$	$A \cdot \bar{A} = 0$
Commutative	$A + B = B + A$	$A \cdot B = B \cdot A$
Associative	$A + (B + C) = (A + B) + C$	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive	$A \cdot (B + C) = A \cdot B + A \cdot C$	$A + B \cdot C = (A + B) \cdot (A + C)$
Absorption	$A \cdot (A + B) = A$	$A + A \cdot B = A$
DeMorgan's	$\overline{(A + B)} = \bar{A} \cdot \bar{B}$	$\overline{(A \cdot B)} = \bar{A} + \bar{B}$
Double Complement	$\bar{\bar{A}} = A$	
FOIL	$(A + B) \cdot (C + D) = A \cdot C + A \cdot D + B \cdot C + B \cdot D$	
Disappearing opposite	$A + \bar{A} \cdot B = A + B$	

1) Draw the gate schematic symbols for...

3-input OR:



2-input NAND:




2-input AND:



3-input BOR



2-input NOR:



2-input BOR:



3-input XOR:



NOT:





2) Draw a gate-level schematic that implements $Y = A + B + C \cdot \overline{D}$. Use a minimal number of gates.


3) Draw a gate-level schematic that implements $Y = A + \overline{B + C} \cdot D$. Use a minimal number of gates.

4) You have a three-input OR gate. One input is driven to '1', one input is driven to '0', and one input is not driven. What is the value at the gate's output?

5) You need a 4-to-12 line decoder and you happen to have a 2-to-4 and a 3-to-8 decoder (both with enable inputs). Since four inputs could be decoded to 16 outputs, in this 4-to-12 decoder, inputs "0000" through "1011" will be used, and "1100" (12) through "1111" (15) can be considered "don't cares" and produce any output.

The two decoders are drawn below. Use them to create a 4-to-12 line decoder with inputs B3-0 and outputs C11-0. You can label signals as the needed inputs (B3, B2, B1, B0) or label them with 0 or 1 if they need to be constant. Be sure to label the outputs (C11, C10, [...], C0). You can draw wires as needed, and you can use primitive gates (AND, OR, NOT) if needed. (You do not need very many additional gates. If you start designing a bunch of logic, you're doing something wrong.)





4a) Complete the blank entries in the following transition table based on the state machine above. The state “names” are the same as the state encodings Q_3 - Q_0 .

Current State	Input E	Next State	Output Z
0000	1		
0000	0		
1000	1		
0001	1		
1101	0		
1001	1		

4b) What is the maximum frequency at which this state machine can be safely clocked? Express your answer as a mathematical expression in terms of the parameters T_{pOR} , T_{pAND} , T_{pNOT} , T_{pDFF} , T_{SU} , and T_H .

4c) After a rising clock edge, how long do you have to wait before the output (Z) is guaranteed to be correct? Express your answer in terms of the same parameters.

4d) If a rising clock edge occurs at time $t=0$, during what period of time should input E not change? Express your answer as a range in terms of the timing parameters; e.g. $-(T_H)$ to $+(T_H+T_{SU}+T_{PNOT})$.




1) Provide an example of why a “don’t care” would exist in the output column of a truth table.


2) Assuming that the following is a transition table for a Moore state machine, fill in the empty box.

Q1	Q0	X	Q1+	Q0+	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	1	1
0	1	1	1	0	1
1	0	0	0	0	0
1	0	1	0	1	0
1	1	0	1	1	1
1	1	1	0	0	

3) Write a Boolean expression that is logically equivalent to the circuit below but that only involves NANDs and inverters. In other words, if I took your expression and directly drew a gate schematic from it, I would only draw NAND gates and inverters.



Consider the following circuit:



4a) Does this circuit implement a Mealy or a Moore state machine?

4b) Complete the transition table for the state machine:

Q	X1	X2	Q+	Z

4c) Using the parameters T_{pOR} , T_{pAND} , T_{pNOT} , T_{pDFF} , T_{SU} , and T_H , what is the maximum safe clock frequency for this state machine?



1a) Using the truth table below, create a K-map and solve for a minimal sum-of-products expression.

A	B	C	D	Y
0	0	0	0	X
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	X
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	X
1	1	0	1	X
1	1	1	0	0
1	1	1	1	1

Label the rows and columns of the K-map appropriately.

1b)

Y = _____

1c) Regardless of whether or not you circled them or used them in the SoP expression, are there any **non-essential prime implicants** in the K-map above? If so, what are the expressions that represent them?

2) Create a state diagram (in the ASM format we used in this class) for a Moore state machine that implements the following behavior. Assume that it is destined to be implemented in digital hardware, so e.g. it has a clock. For all signals, “high”, “active” and “1” are synonymous.

The state machine has two inputs, “one” and “two”, and one output, “ok”. The inputs indicate how many items came out of a machine that clock cycle, which can be none, one, or two (never three).

As long as the sum of items from two cycles (the “current” one and the previous one) is three or more, “ok” should be active. If not enough items are coming out, “ok” should be inactive.

As an example, if input “two” is always active (indicating that two items are coming out each cycle), the output should be active since that’s always four items in two cycles. If the inputs oscillate each cycle between “one” being active and “two” being active, the output would be high (since that’s always three items in two cycles). If the inputs oscillate each cycle between “one” being active and neither being active, the output would be low (since that’s only one item in two cycles).

Assume that at reset, there have not been any items, and thus the output should be inactive.



1) Provide the **decimal value** if these binary numbers are **interpreted as** unsigned, sign-magnitude, 2's complement, and fixed-point numbers in the specified format.

	unsigned	sign-magnitude	2's complement	unsigned fixed-point (NNNN.NN)
010001				
100111				
100100				

2) Perform the following conversions to hexadecimal.

$$01110010_2 = \underline{\hspace{2cm}}_{16}$$

$$101110010_2 = \underline{\hspace{2cm}}_{16}$$

$$0000101101110010_2 = \underline{\hspace{2cm}}_{16}$$

3) Perform the following unsigned operations. Restrict the result to 5 bits, and indicate if overflow occurred.

$$\begin{array}{r} 01001 \\ +10001 \\ \hline \end{array}$$

overflow?
y / n

$$\begin{array}{r} 01100 \\ +10101 \\ \hline \end{array}$$

overflow?
y / n

4) Perform the following 2's complement operations. Restrict the result to 5 bits, and indicate if overflow occurred.

$$\begin{array}{r} 10101 \\ +01101 \\ \hline \end{array}$$

overflow?
y / n

$$\begin{array}{r} 01100 \\ \swarrow \\ -11101 \\ \hline \end{array}$$

overflow?
y / n

5) Perform the following sign-magnitude operation. Restrict the result to 5 bits, and indicate if overflow occurred.

$$\begin{array}{r} 01001 \\ +10001 \\ \hline \end{array}$$

overflow?
y / n


6) Assume that there is a 6-signal bus named IN_{5-0} . You need to create logic for OUT_{5-0} , where OUT is the result of arithmetically-shifting IN by two places. However, whether the shift is left or right is selected by another signal, L/\overline{R} .

For this problem, you only need to create logic for OUT_5 and OUT_2 .

To summarize, you have access to signals IN_{5-0} and L/\overline{R} and you need to create logic for OUT_5 and OUT_2 as specified above. You can use primitive gates and any of [encoders, decoders, multiplexers, demultiplexers] if desired.




1) Complete the truth table for this circuit.



K	J	M
0	0	
0	1	
1	0	
1	1	

2) In the following image, assume that the wire going off the bottom connects to Vcc. Which pins on the chip are connected to Vcc? Provide the pin numbers as you would find them in the chip's datasheet.



3) The following table is from a chip's datasheet. Ignore the strobe signal. What logic device does this chip contain?

Function Table

Select Inputs		Data Inputs				Strobe	Output
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H


5) This is table is from the datasheet from the type of flip-flop that you used in the second lab. If you can't cause any clock edges, how can you force the Q output to be high?

FUNCTION TABLE

INPUTS				OUTPUT	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [†]	H [†]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	$\overline{\text{Q}}_0$

† This configuration is nonstable; that is, it does not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.

6) Assume you have built a circuit implementing the following logic and are currently testing it.



You drive the inputs all low, and your test equipment (e.g. a myDAQ) indicates that the output is low. You do some debugging and determine that the problem must be in the circuit somewhere (i.e. it's not the myDAQ, connections to the myDAQ, power supply, etc.) so you start testing nodes in the circuit. Which node in the circuit is a good node to probe first, and why?