ECE 2020

Digital Systems Design

Quiz IV

November 29, 2012

This quiz is closed book and closed note and no calculators.

There are four questions. Do read them over before you start to work. If you need to make any assumptions, state them.

The meaning of each question should be clear, but if something does not make any sense to you, please ask for clarification. If you run out of room, please continue on the back of the previous page.

Good Luck!

Name (Please print)	Solution	
. , ,—		

This quiz will be conducted according to the Georgia Tech Honor Code. I pledge to neither give nor receive unauthorized assistance on this exam and to abide by all provisions of the Honor Code.

Signed	
Sidried	

Question	Score	Max			
1		20			
2		30			
3		30			
4		20			
Total		100			

- 1. (20) Logic and barrel shifter units
 - (a) (5) What is the result of an arithmetic right shift by 10 bits of (the half word) 0xA752.


$$A752 = 1010 0111 0101 0010$$

arity shift right > 1111 1111 1110 100 1


= F F E 9

 $0 \times FFE9$

(b) (5) What is the result of a rotate left by 8 bits of (the half word) 0x3D7F.



(c) (10) Show the design for one bit of a logic unit which can compute any function of two boolean variables (as designed in class). You may build the unit out of any multiplexor, decoder, or encoder module, or any gates you need. Show how to configure your design to compute the function $z = x + \overline{y}$. You must show what signals or values are connected to which pin of your design. You must label each pin inside the module.



2. (30) Memory

(a) (5) Consider a 4Kx4 memory chip. Suppose there are 128 bits per row? What is the specification of the column mux?

32 nobbles / row: Column max: 4-32×1


(b) (5) For the chip in (a), what is the specification of the row decoder?

4K x 4 = 2 14 bits/chip = 2 rows/chip 128/row row decoder: 7 - 128


(c) (5) Which is more dense (bits/area), SRAM or DRAM? Why?

DRAM. DRAM has IT/bit is 6T/bit for SRAM.

(d) (15) Design a 128Kx16 memory out of 32Kx4 chips. You must identify all address, data, and control bits/busses and their connections for full credit.



3. (30) ISA/Datapath



Xra	Yra	Zwa	rwe	lm en	im va	au en	a/s	lu en	LF	su en	ST	st en	ld en	r/ ~₩	msel
OB	OD	07	į	0	××××	l	0	0	××××	0	××	0	0	×	0
05	07	02	1	0	××××	0	×	1	1000	0	××	0	0	×	Ò
08	62	××	0	0	××××	0	×	0	XXXX	0	××	ı	0	0	1
06	××	OB	1	1	0002	0	×	0	×××	1	01	O	Ø	×	0


a) (20) Write the microcode for the following sequence of RTL statements in the table above.

Register addresses and immediate values should be in hex. All other fields must in binary and be the correct number of bits. Assume that register i (Ri) is initialized to i. Assume that all arithmetic operands are signed (twos complement) numbers.

- b) (5) What is the value of the data that is loaded into Mem[8]?
- c) (5) What is the final value in R11?

- 4. (20) Instruction Set Architecture
- a) Consider the MIPS assembly language statement: addi \$12, \$4, -7

If the opcode for addi is 010110, what is the hexadecimal encoding of this instruction? Show the encoding of each field and the overall hex encoding.



b) Consider the MIPS assembly language statement: XOR \$16, \$24, \$8

If the opcode for XOR is 100100, what is the hexadecimal encoding of this instruction? Show the encoding of each field and the overall hex encoding.

100 100 10000 11000 01000 00000 ···

c) In a couple of sentences, why is RO = 0 in MIPS (why did the architects decide to do this)?

Since there is almost always a "O" register treeded,

they provided one, and since it's hard wired, the

programmer does not heed to initialize it.

d) What is the rationale for immediate type instructions.

Immediate operands are encoded within immediate inst.

Therefore, there is no need to allocate a register to hold that constant, which would require at least one additional operation, and might also force a needed value out of the register file taking even more instructions