

Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work.
Good Luck!

Your Name (*please print*) _____

1	2	3	4	5	total
<input type="text"/>					
24	32	30	48	39	173




Problem 1 (3 parts, 24 points)

Design This

Complete each design below. Be sure to label all signals.

Part A: Define a 2 to 1 priority encoder, where $I_1 > I_0$, by completing the behavior table.

Implement the 2 to 1 encoder using **one** basic gate. Only true (non-complemented) inputs are available. Label all inputs (IN0, IN1) and outputs (Out, V).



IN ₀	IN ₁	V	Out
		0	X
		1	0
		1	1

Part B: Implement a 1 to 2 demux using only pass gates and an inverter. Determine # of switches needed.

Part C: Complete the truth table for even parity. Then write a sum of products (SOP) expression.

A	B	Out
0	0	
1	0	
0	1	
1	1	

switches = _____


$\overline{A \oplus B} =$ _____

Problem 2 (4 parts, 32 points)

Design That

Complete each design below. Be sure to label all signals.

Part A: Complete the following CMOS design. Also express its behavior.



Out = _____


Part B: Implement the following expression using NAND and NOT gates. Use proper mixed logic design. Determine # of switches needed.

$$\text{Out} = \overline{\overline{A} + B \cdot C \cdot D}$$

switches = _____

Part C: Implement a transparent latch using only NOR and NOT gates.

Part D: Draw the state table for the following state diagram.



A	S ₁	S ₀	NS ₁	NS ₀	B

Problem 3 (3 parts, 30 points)


Accountable

Part A (10 points) Design a toggle cell using **transparent latches**, **2to1 muxes**, and **inverters** (use icons, **labeling inputs & outputs**). Your toggle cell should have an active high toggle enable input **TE**, and an active low clear input **CLR**, clock inputs Φ_1 and Φ_2 , and an output **Out**. The **CLR** signal has precedence over **TE**. Also complete the behavior table for the toggle cell.


 TE		 CLR		 Φ_1		 Φ_2
--------	--	---------	--	--------------	--	--------------

— Out	TE	$\overline{\text{CLR}}$	CLK	Out
	0	0	$\uparrow\downarrow$	
	1	0	$\uparrow\downarrow$	
	0	1	$\uparrow\downarrow$	
	1	1	$\uparrow\downarrow$	

Part B (10 points) Now combine these toggle cells to build a **divide by 6** counter. Your counter should have an external clear, external count enable, and three count outputs O_2, O_1, O_0 . Use any basic gates (AND, OR, NAND, NOR, & NOT) you require. Assume clock inputs to the toggle cells are already connected. *Your design should support multi-digit systems.*



Part C (10 points) Build a stopwatch that counts seconds and minutes using divide by N counters drawn below. **Be sure to fill in the needed divider for seconds, tens of seconds, and minutes.** Use any basic gates you require. Assume a one hertz clock is already connected.



Problem 4 (2 parts, 48 points)

Microcode in Reverse

Part A (20 points) Translate this undocumented microcode fragment to corresponding MIPS assembly instructions. Also include comments summarizing the instruction.

#	<i>X</i>	<i>Y</i>	<i>Z</i>	<i>rwe</i>	<i>im en</i>	<i>im va</i>	<i>au en</i>	<i>-a/s</i>	<i>lu en</i>	<i>lf</i>	<i>su en</i>	<i>st</i>	<i>ld en</i>	<i>st en</i>	<i>r/-w</i>	<i>msel</i>
1	5	0	7	1	0	0	0	0	0	0	0	0	1	0	1	1
2	7	0	9	1	1	C	0	0	0	0	1	0	0	0	0	0
3	9	0	9	1	1	FFF	0	0	1	8	0	0	0	0	0	0
4	9	A	A	1	0	0	1	0	0	0	0	0	0	0	0	0
5	8	A	0	0	0	0	0	0	0	0	0	0	0	1	0	1

1		#
2		#
3		#
4		#
5		#

Part B (28 points) Complete a recursive subroutine that computes the factorial of N. Assume N is received in \$1 and N! is returned in \$2. \$29 is the stack pointer.

<i>label</i>	<i>instruction</i>	<i>comment</i>
Fact:		# init result to 1
		# if N < 2
		# you're done
		# allocate stack space
		# push return address
		# push N
		# decrement N
		# call Fact(N-1)
		# pop N
		# pop return address
		# deallocate stack space
		# N * Fact(N-1)
		# place result in \$2
		# return to caller

Problem 5 (4 parts, 39 points)

“Random Bits”

Part A (9 points) Consider the instruction set architecture below with fields containing zeros.

0 0000	0000	0000	0000 0000 0000 0000 0000
opcode	dest. reg.	source 1 reg.	immediate value

What is the maximum number of opcodes? _____

What is the number of registers? _____

What is the range of the signed immediate value? _____

Part B (9 points) For the representations below, determine the most positive value and the step size (difference between sequential values). **All answers should be expressed in decimal notation.** Fractions (e.g., 3/16ths) may be used. Signed representations are two’s complement.

representation	most positive value	step size
signed integer (15 bits) . (0 bits)		
unsigned fixed-point (10 bits) . (5 bits)		
signed fixed-point (5 bits) . (10 bits)		

Part C (9 points) A 16 bit floating point representation has a 10 bit mantissa field, a 5 bit exponent field, and one sign bit. *Express all answers in decimal.*

What is the largest value that can be represented (closest to infinity)? _____

What is the smallest value that can be represented (closest to zero)? _____


How many decimal significant figures are supported? _____

Part D (12 points) For each problem below, compute the operations using the rules of arithmetic, and indicate whether an overflow occurs assuming all numbers are expressed using a **five bit unsigned fixed-point** and **five bit two’s complement fixed-point** representations.

11.1	11.011	10101	100.00
+ 111.1	+ 10.101	- 1010	+ .01

result

unsigned error?	<input type="checkbox"/> no <input type="checkbox"/> yes			
signed error?	<input type="checkbox"/> no <input type="checkbox"/> yes			



MIPS Instruction Set

<i>instruction</i>	<i>example</i>	<i>meaning</i>
arithmetic		
add	add \$1,\$2,\$3	$S1 = S2 + S3$
subtract	sub \$1,\$2,\$3	$S1 = S2 - S3$
add immediate	addi \$1,\$2,100	$S1 = S2 + 100$
add unsigned	addu \$1,\$2,\$3	$S1 = S2 + S3$
subtract unsigned	subu \$1,\$2,\$3	$S1 = S2 - S3$
add immediate unsigned	addiu \$1,\$2,100	$S1 = S2 + 100$
set if less than	slt \$1, \$2, \$3	if ($S2 < S3$), $S1 = 1$ else $S1 = 0$
set if less than immediate	slti \$1, \$2, 100	if ($S2 < 100$), $S1 = 1$ else $S1 = 0$
set if less than unsigned	sltu \$1, \$2, \$3	if ($S2 < S3$), $S1 = 1$ else $S1 = 0$
set if < immediate unsigned	sltui \$1, \$2, 100	if ($S2 < 100$), $S1 = 1$ else $S1 = 0$
multiply	mult \$2,\$3	Hi, Lo = $S2 * S3$, 64-bit signed product
multiply unsigned	multu \$2,\$3	Hi, Lo = $S2 * S3$, 64-bit unsigned product
divide	div \$2,\$3	Lo = $S2 / S3$, Hi = $S2 \bmod S3$
divide unsigned	divu \$2,\$3	Lo = $S2 / S3$, Hi = $S2 \bmod S3$, unsigned
transfer		
move from Hi	mfhi \$1	$S1 = Hi$
move from Lo	mflo \$1	$S1 = Lo$
load upper immediate	lui \$1,100	$S1 = 100 \times 2^{16}$
logic		
and	and \$1,\$2,\$3	$S1 = S2 \& S3$
or	or \$1,\$2,\$3	$S1 = S2 S3$
and immediate	andi \$1,\$2,100	$S1 = S2 \& 100$
or immediate	ori \$1,\$2,100	$S1 = S2 100$
nor	nor \$1,\$2,\$3	$S1 = \text{not}(S2 S3)$
xor	xor \$1, \$2, \$3	$S1 = S2 \oplus S3$
xor immediate	xori \$1, \$2, 255	$S1 = S2 \oplus 255$
shift		
shift left logical	sll \$1,\$2,5	$S1 = S2 \ll 5$ (logical)
shift left logical variable	sllv \$1,\$2,\$3	$S1 = S2 \ll S3$ (logical), variable shift amt
shift right logical	srl \$1,\$2,5	$S1 = S2 \gg 5$ (logical)
shift right logical variable	srlv \$1,\$2,\$3	$S1 = S2 \gg S3$ (logical), variable shift amt
shift right arithmetic	sra \$1,\$2,5	$S1 = S2 \gg 5$ (arithmetic)
shift right arithmetic variable	srav \$1,\$2,\$3	$S1 = S2 \gg S3$ (arithmetic), variable shift amt
memory		
load word	lw \$1, 1000(\$2)	$S1 = \text{memory}[S2+1000]$
store word	sw \$1, 1000(\$2)	$\text{memory}[S2+1000] = S1$
load byte	lb \$1, 1002(\$2)	$S1 = \text{memory}[S2+1002]$ in least sig. byte
load byte unsigned	lbu \$1, 1002(\$2)	$S1 = \text{memory}[S2+1002]$ in least sig. byte
store byte	sb \$1, 1002(\$2)	$\text{memory}[S2+1002] = S1$ (byte modified only)
branch		
branch if equal	beq \$1,\$2,100	if ($S1 = S2$), $PC = PC + 4 + (100*4)$
branch if not equal	bne \$1,\$2,100	if ($S1 \neq S2$), $PC = PC + 4 + (100*4)$
jump		
jump	j 10000	$PC = 10000*4$
jump register	jr \$31	$PC = S31$
jump and link	jal 10000	$S31 = PC + 4$; $PC = 10000*4$